Commit Graph

3 Commits

Author SHA1 Message Date
hydrogenium2020
0e2ba99d22 Feat:MC,EMC:(WIP)Try to init SDRAM 2024-01-31 16:44:10 +08:00
hydrogenium2020
b5d514cfac refactor:Clean up all code of clocks and registers.
We need to rewrite the code from coreboot or uboot's porting for Tegra T124.Instead of simply learning the init process from hekate.(Many heakte codes are only in Tegra T210)
2024-01-21 16:39:28 +08:00
hydrogenium2020
a84c7a7f9d First commit. 2024-01-14 16:20:28 +08:00