33c27ccf4a
This ports support for the TP-Link TL-WDR7500 v3 from ar71xx to ath79.
The basic features appear to be identical to the Archer C7 v1, however
it has the (supported) QCA9880-BR4A chip of the C7 v2.
Specifications:
SoC: QCA9558
CPU: 720 MHz
Flash: 8 MiB
RAM: 128 MiB
WLAN: 2.4 GHz b/g/n, 5 GHz a/n/ac
Qualcomm Atheros QCA9880-BR4A
Ethernet: 5x Gbit ports
USB: 2x 2.0 ports
Flashing instructions:
Upload the factory image via the OEM firmware GUI.
TFTP recovery appears to be available as well.
Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
46 lines
768 B
Plaintext
46 lines
768 B
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "qca9558_tplink_archer-c.dtsi"
|
|
|
|
/ {
|
|
compatible = "tplink,tl-wdr7500-v3", "qca,qca9558";
|
|
model = "TP-Link TL-WDR7500 v3";
|
|
};
|
|
|
|
&keys {
|
|
rfkill {
|
|
gpios = <&gpio 13 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RFKILL>;
|
|
linux,input-type = <EV_SW>;
|
|
debounce-interval = <60>;
|
|
};
|
|
};
|
|
|
|
&leds {
|
|
wlan5g {
|
|
label = "green:wlan5g";
|
|
gpios = <&gpio 17 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy0tpt";
|
|
};
|
|
};
|
|
|
|
&mtdparts {
|
|
uboot: partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x000000 0x020000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@20000 {
|
|
label = "firmware";
|
|
compatible = "tplink,firmware";
|
|
reg = <0x020000 0x7d0000>;
|
|
};
|
|
|
|
art: partition@7f0000 {
|
|
label = "art";
|
|
reg = <0x7f0000 0x010000>;
|
|
read-only;
|
|
};
|
|
};
|