ef4f69adc0
Add irq-domain aware irqchip drivers for the irq controllers of bcm63xx and switch to use them. Signed-off-by: Jonas Gorski <jogo@openwrt.org> SVN-Revision: 43454
59 lines
1.9 KiB
Diff
59 lines
1.9 KiB
Diff
From 85f7cdacbb81db8c4cc8e474837eab1f0e4ff77b Mon Sep 17 00:00:00 2001
|
|
From: Andrew Bresticker <abrestic@chromium.org>
|
|
Date: Thu, 18 Sep 2014 14:47:09 -0700
|
|
Subject: [PATCH 3/3] MIPS: Provide a generic plat_irq_dispatch
|
|
|
|
For platforms which boot with device-tree or have correctly chained
|
|
all external interrupt controllers, a generic plat_irq_dispatch() can
|
|
be used. Implement a plat_irq_dispatch() which simply handles all the
|
|
pending interrupts as reported by C0_Cause.
|
|
|
|
Signed-off-by: Andrew Bresticker <abrestic@chromium.org>
|
|
Reviewed-by: Qais Yousef <qais.yousef@imgtec.com>
|
|
Tested-by: Qais Yousef <qais.yousef@imgtec.com>
|
|
Cc: Thomas Gleixner <tglx@linutronix.de>
|
|
Cc: Jason Cooper <jason@lakedaemon.net>
|
|
Cc: Andrew Bresticker <abrestic@chromium.org>
|
|
Cc: Jeffrey Deans <jeffrey.deans@imgtec.com>
|
|
Cc: Markos Chandras <markos.chandras@imgtec.com>
|
|
Cc: Paul Burton <paul.burton@imgtec.com>
|
|
Cc: Qais Yousef <qais.yousef@imgtec.com>
|
|
Cc: Jonas Gorski <jogo@openwrt.org>
|
|
Cc: John Crispin <blogic@openwrt.org>
|
|
Cc: David Daney <ddaney.cavm@gmail.com>
|
|
Cc: linux-mips@linux-mips.org
|
|
Cc: linux-kernel@vger.kernel.org
|
|
Patchwork: https://patchwork.linux-mips.org/patch/7801/
|
|
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
|
---
|
|
arch/mips/kernel/irq_cpu.c | 18 ++++++++++++++++++
|
|
1 file changed, 18 insertions(+)
|
|
|
|
--- a/arch/mips/kernel/irq_cpu.c
|
|
+++ b/arch/mips/kernel/irq_cpu.c
|
|
@@ -94,6 +94,24 @@ static struct irq_chip mips_mt_cpu_irq_c
|
|
.irq_eoi = unmask_mips_irq,
|
|
};
|
|
|
|
+asmlinkage void __weak plat_irq_dispatch(void)
|
|
+{
|
|
+ unsigned long pending = read_c0_cause() & read_c0_status() & ST0_IM;
|
|
+ int irq;
|
|
+
|
|
+ if (!pending) {
|
|
+ spurious_interrupt();
|
|
+ return;
|
|
+ }
|
|
+
|
|
+ pending >>= CAUSEB_IP;
|
|
+ while (pending) {
|
|
+ irq = fls(pending) - 1;
|
|
+ do_IRQ(MIPS_CPU_IRQ_BASE + irq);
|
|
+ pending &= ~BIT(irq);
|
|
+ }
|
|
+}
|
|
+
|
|
static int mips_cpu_intc_map(struct irq_domain *d, unsigned int irq,
|
|
irq_hw_number_t hw)
|
|
{
|