bc4f2c5ce4
According to the AR7242 datasheet section 2.8, AR724X CPUs use a 40MHz input clock as the REF_CLK instead of 5MHz. The correct CPU PLL calculation procedure is as follows: CPU_PLL = (DIV * REF_CLK) / REF_DIV / 2. This patch is compatible with the current calculation procedure with default DIV and REF_DIV values. Test on both AR7240, AR7241 and AR7242. Signed-off-by: Weijie Gao <hackpascal@gmail.com> SVN-Revision: 46856 |
||
---|---|---|
.. | ||
adm5120 | ||
adm8668 | ||
ar7 | ||
ar71xx | ||
arm64 | ||
at91 | ||
ath25 | ||
au1000 | ||
bcm53xx | ||
brcm47xx | ||
brcm63xx | ||
brcm2708 | ||
cns3xxx | ||
gemini | ||
generic | ||
imx6 | ||
ipq806x | ||
ixp4xx | ||
kirkwood | ||
lantiq | ||
malta | ||
mcs814x | ||
mpc85xx | ||
mvebu | ||
mxs | ||
netlogic | ||
octeon | ||
omap | ||
omap24xx | ||
orion | ||
oxnas | ||
ppc40x | ||
ppc44x | ||
pxa | ||
ramips | ||
rb532 | ||
realview | ||
sunxi | ||
uml | ||
x86 | ||
xburst | ||
Makefile |