cddd459140
Add patches for linux-5.4. The patches are from NXP LSDK-20.04 release which was tagged LSDK-20.04-V5.4. https://source.codeaurora.org/external/qoriq/qoriq-components/linux/ For boards LS1021A-IOT, and Traverse-LS1043 which are not involved in LSDK, port the dts patches from 4.14. The patches are sorted into the following categories: 301-arch-xxxx 302-dts-xxxx 303-core-xxxx 701-net-xxxx 801-audio-xxxx 802-can-xxxx 803-clock-xxxx 804-crypto-xxxx 805-display-xxxx 806-dma-xxxx 807-gpio-xxxx 808-i2c-xxxx 809-jailhouse-xxxx 810-keys-xxxx 811-kvm-xxxx 812-pcie-xxxx 813-pm-xxxx 814-qe-xxxx 815-sata-xxxx 816-sdhc-xxxx 817-spi-xxxx 818-thermal-xxxx 819-uart-xxxx 820-usb-xxxx 821-vfio-xxxx Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
40 lines
1.5 KiB
Diff
40 lines
1.5 KiB
Diff
From 341e6a1cbbc8a06702df15c147cbe1264418bf3b Mon Sep 17 00:00:00 2001
|
||
From: Biwen Li <biwen.li@nxp.com>
|
||
Date: Thu, 5 Dec 2019 17:21:06 +0800
|
||
Subject: [PATCH] soc: fsl: rcpm: remove build warning
|
||
MIME-Version: 1.0
|
||
Content-Type: text/plain; charset=UTF-8
|
||
Content-Transfer-Encoding: 8bit
|
||
|
||
This removes build warning,
|
||
drivers/soc/fsl/rcpm.c: In function ‘rcpm_pm_prepare’:
|
||
drivers/soc/fsl/rcpm.c:126:37: warning: left shift count >= width of type [-Wshift-count-overflow]
|
||
(u32)(((u64)(reg_offset[1] << (sizeof(u32) * 8) |
|
||
^~
|
||
drivers/soc/fsl/rcpm.c:131:38: warning: left shift count >= width of type [-Wshift-count-overflow]
|
||
(u32)(((u64)(reg_offset[1] << (sizeof(u32) * 8) |
|
||
|
||
Reviewed-by: Ran Wang <ran.wang_1@nxp.com>
|
||
Signed-off-by: Biwen Li <biwen.li@nxp.com>
|
||
---
|
||
drivers/soc/fsl/rcpm.c | 4 ++--
|
||
1 file changed, 2 insertions(+), 2 deletions(-)
|
||
|
||
--- a/drivers/soc/fsl/rcpm.c
|
||
+++ b/drivers/soc/fsl/rcpm.c
|
||
@@ -123,12 +123,12 @@ static int rcpm_pm_prepare(struct device
|
||
}
|
||
/* Read value from register SCFG_SPARECR8 */
|
||
regmap_read(scfg_addr_regmap,
|
||
- (u32)(((u64)(reg_offset[1] << (sizeof(u32) * 8) |
|
||
+ ((((u64)reg_offset[1] << (sizeof(u32) * 8) |
|
||
reg_offset[2])) & 0xffffffff),
|
||
®_value);
|
||
/* Write value to register SCFG_SPARECR8 */
|
||
regmap_write(scfg_addr_regmap,
|
||
- (u32)(((u64)(reg_offset[1] << (sizeof(u32) * 8) |
|
||
+ ((((u64)reg_offset[1] << (sizeof(u32) * 8) |
|
||
reg_offset[2])) & 0xffffffff),
|
||
tmp | reg_value);
|
||
}
|