40 lines
1.1 KiB
Diff
40 lines
1.1 KiB
Diff
--- a/arch/powerpc/boot/cuboot-openrb-light.c
|
|
+++ b/arch/powerpc/boot/cuboot-openrb-light.c
|
|
@@ -22,8 +22,36 @@
|
|
|
|
static bd_t bd;
|
|
|
|
+static void fixup_cf_card(void)
|
|
+{
|
|
+#define DCRN_CPC0_PCI_BASE 0xf9
|
|
+#define CF_CS0_BASE 0xff100000
|
|
+#define CF_CS1_BASE 0xff200000
|
|
+
|
|
+ /* Turn on PerWE instead of PCIsomething */
|
|
+ mtdcr(DCRN_CPC0_PCI_BASE,
|
|
+ mfdcr(DCRN_CPC0_PCI_BASE) | (0x80000000L >> 27));
|
|
+
|
|
+ /* PerCS1 (CF's CS0): base 0xff100000, 16-bit, rw */
|
|
+ mtdcr(DCRN_EBC0_CFGADDR, EBC_B1CR);
|
|
+ mtdcr(DCRN_EBC0_CFGDATA, CF_CS0_BASE | EBC_BXCR_BU_RW | EBC_BXCR_BW_16);
|
|
+ mtdcr(DCRN_EBC0_CFGADDR, EBC_B1AP);
|
|
+ mtdcr(DCRN_EBC0_CFGDATA, 0x080bd800);
|
|
+
|
|
+ /* PerCS2 (CF's CS1): base 0xff200000, 16-bit, rw */
|
|
+ mtdcr(DCRN_EBC0_CFGADDR, EBC_B2CR);
|
|
+ mtdcr(DCRN_EBC0_CFGDATA, CF_CS1_BASE | EBC_BXCR_BU_RW | EBC_BXCR_BW_16);
|
|
+ mtdcr(DCRN_EBC0_CFGADDR, EBC_B2AP);
|
|
+ mtdcr(DCRN_EBC0_CFGDATA, 0x080bd800);
|
|
+
|
|
+#undef DCRN_CPC0_PCI_BASE
|
|
+#undef CF_CS0_BASE
|
|
+#undef CF_CS1_BASE
|
|
+}
|
|
+
|
|
static void openrb_light_fixups(void)
|
|
{
|
|
+ fixup_cf_card();
|
|
ibm405ep_fixup_clocks(33333000);
|
|
ibm4xx_sdram_fixup_memsize();
|
|
dt_fixup_mac_addresses(&bd.bi_enetaddr, &bd.bi_enet1addr);
|