8ff631feff
This commit adds support for the AVM FRITZ!WLAN Repeater DVB-C
SOC: Qualcomm Atheros QCA9556
RAM: 64 MiB
FLASH: 16 MB SPI-NOR
WLAN: QCA9556 3T3R 2.4 GHZ b/g/n and
QCA9880 3T3R 5 GHz n/ac
ETH: Atheros AR8033 1000 Base-T
DVB-C: EM28174 with MaxLinear MXL251 tuner
BTN: WPS Button
LED: Power, WLAN, TV, RSSI0-4
Tested and working:
- Ethernet (correct MAC, gigabit, iperf3 about 200 Mbit/s)
- 2.4 GHz Wi-Fi (correct MAC)
- 5 GHz Wi-Fi (correct MAC)
- WPS Button (tested using wifitoggle)
- LEDs
- Installation via EVA bootloader (FTP recovery)
- OpenWrt sysupgrade (both CLI and LuCI)
- Download of "urlader" (mtd0)
Not working:
- Internal USB
- DVB-C em28174+MxL251 (depends on internal USB)
Installation via EVA bootloader (FTP recovery):
Set NIC to 192.168.178.3/24 gateway 192.168.178.1 and power on the device,
connect to 192.168.178.1 through FTP and sign in with adam2/adam2:
ftp> quote USER adam2
ftp> quote PASS adam2
ftp> binary
ftp> debug
ftp> passive
ftp> quote MEDIA FLSH
ftp> put openwrt-sysupgrade.bin mtd1
Wait for "Transfer complete" together with the transfer details.
Wait two minutes to make sure flash is complete (just to be safe).
Then restart the device (power off and on) to boot into OpenWrt.
Revert your NIC settings to reach OpenWrt at 192.168.1.1
Signed-off-by: Natalie Kagelmacher <nataliek@pm.me>
[fixed sorting - removed change to other board -
prettified commit message]
Signed-off-by: David Bauer <mail@david-bauer.net>
112 lines
2.1 KiB
Plaintext
112 lines
2.1 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "qca9556_avm_fritz-repeater.dtsi"
|
|
|
|
/ {
|
|
compatible = "avm,fritzdvbc", "qca,qca9556";
|
|
model = "AVM FRITZ!WLAN Repeater DVB-C";
|
|
|
|
aliases {
|
|
led-boot = &led_power;
|
|
led-failsafe = &led_power;
|
|
led-running = &led_power;
|
|
led-upgrade = &led_power;
|
|
};
|
|
|
|
led_spi {
|
|
compatible = "spi-gpio";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
sck-gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
|
|
mosi-gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
|
|
num-chipselects = <0>;
|
|
|
|
spi_gpio: led_gpio@0 {
|
|
compatible = "fairchild,74hc595";
|
|
reg = <0>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
registers-number = <2>;
|
|
spi-max-frequency = <10000000>;
|
|
|
|
gpio_latch_bit {
|
|
gpio-hog;
|
|
gpios = <16 GPIO_ACTIVE_HIGH>;
|
|
output-high;
|
|
line-name = "gpio-latch-bit";
|
|
};
|
|
};
|
|
};
|
|
|
|
/*
|
|
* GPIO pins 100 or greater in the vendor GPL dump are redirected
|
|
* to the shift register.
|
|
* So OEM source pin 100 becomes 0 on the SR and so forth.
|
|
*/
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_power: power {
|
|
label = "fritzdvbc:green:power";
|
|
gpios = <&spi_gpio 6 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wlan {
|
|
label = "fritzdvbc:green:wlan";
|
|
gpios = <&spi_gpio 7 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy1tpt";
|
|
};
|
|
|
|
tv {
|
|
label = "fritzdvbc:green:tv";
|
|
gpios = <&spi_gpio 5 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssihigh {
|
|
label = "fritzdvbc:green:rssihigh";
|
|
gpios = <&spi_gpio 1 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssimediumhigh {
|
|
label = "fritzdvbc:green:rssimediumhigh";
|
|
gpios = <&spi_gpio 2 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssimedium {
|
|
label = "fritzdvbc:green:rssimedium";
|
|
gpios = <&spi_gpio 3 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssimediumlow {
|
|
label = "fritzdvbc:green:rssimediumlow";
|
|
gpios = <&spi_gpio 4 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssilow {
|
|
label = "fritzdvbc:green:rssilow";
|
|
gpios = <&spi_gpio 0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&gpio {
|
|
reset-pcie-ep {
|
|
gpio-hog;
|
|
gpios = <109 GPIO_ACTIVE_HIGH>;
|
|
output-high;
|
|
line-name = "PCIE EP reset";
|
|
};
|
|
|
|
reset-pcie-bus {
|
|
gpio-hog;
|
|
gpios = <110 GPIO_ACTIVE_HIGH>;
|
|
output-high;
|
|
line-name = "PCIE Bus reset";
|
|
};
|
|
};
|