73 lines
1.8 KiB
Diff
73 lines
1.8 KiB
Diff
--- a/arch/mips/bcm63xx/boards/board_bcm963xx.c
|
|
+++ b/arch/mips/bcm63xx/boards/board_bcm963xx.c
|
|
@@ -2058,6 +2058,53 @@ static struct board_info __initdata boar
|
|
},
|
|
};
|
|
|
|
+static struct board_info __initdata board_HG622 = {
|
|
+ .name = "96368MVWG_hg622",
|
|
+ .expected_cpu_id = 0x6368,
|
|
+
|
|
+ .has_uart0 = 1,
|
|
+ .has_pci = 1,
|
|
+ .has_ohci0 = 1,
|
|
+ .has_ehci0 = 1,
|
|
+ .num_usbh_ports = 2,
|
|
+
|
|
+ .has_caldata = 1,
|
|
+ .caldata = {
|
|
+ {
|
|
+ .vendor = PCI_VENDOR_ID_RALINK,
|
|
+ .caldata_offset = 0xfa0000,
|
|
+ .slot = 1,
|
|
+ .eeprom = "rt2x00.eeprom",
|
|
+ },
|
|
+ },
|
|
+
|
|
+ .has_enetsw = 1,
|
|
+ .enetsw = {
|
|
+ .used_ports = {
|
|
+ [0] = {
|
|
+ .used = 1,
|
|
+ .phy_id = 1,
|
|
+ .name = "port1",
|
|
+ },
|
|
+ [1] = {
|
|
+ .used = 1,
|
|
+ .phy_id = 2,
|
|
+ .name = "port2",
|
|
+ },
|
|
+ [2] = {
|
|
+ .used = 1,
|
|
+ .phy_id = 3,
|
|
+ .name = "port3",
|
|
+ },
|
|
+ [3] = {
|
|
+ .used = 1,
|
|
+ .phy_id = 4,
|
|
+ .name = "port4",
|
|
+ },
|
|
+ },
|
|
+ },
|
|
+};
|
|
+
|
|
static struct sprom_fixup __initdata vr3025u_fixups[] = {
|
|
{ .offset = 97, .value = 0xfeb3 },
|
|
{ .offset = 98, .value = 0x1618 },
|
|
@@ -2564,6 +2611,7 @@ static const struct board_info __initcon
|
|
&board_96368mvwg,
|
|
&board_96368mvngr,
|
|
&board_DGND3700v1_3800B,
|
|
+ &board_HG622,
|
|
&board_HG655b,
|
|
&board_P870HW51A_V2,
|
|
&board_VR3025u,
|
|
@@ -2672,6 +2720,7 @@ static struct of_device_id const bcm963x
|
|
{ .compatible = "comtrend,vr-3025un", .data = &board_VR3025un, },
|
|
{ .compatible = "comtrend,vr-3026e", .data = &board_VR3026e, },
|
|
{ .compatible = "comtrend,wap-5813n", .data = &board_WAP5813n, },
|
|
+ { .compatible = "huawei,hg622", .data = &board_HG622, },
|
|
{ .compatible = "huawei,hg655b", .data = &board_HG655b, },
|
|
{ .compatible = "netgear,dgnd3700v1", .data = &board_DGND3700v1_3800B, },
|
|
{ .compatible = "zyxel,p870hw-51a-v2", .data = &board_P870HW51A_V2, },
|