EljakimHerrewijnen/Openwrt
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

oxnas: fix PCIe register ranges in device-tree

Browse Source 
They should be relative to apb-bridge@47000000 rather than to the
pcie-controller@c00000 inside it.

Signed-off-by: Daniel Golle <daniel@makrotopia.org>
This commit is contained in:
Daniel Golle 2019-03-10 17:53:34 +01:00
parent 6a2705a52f
commit 8f9155fe7a
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
target/linux/oxnas/patches-4.14/340-oxnas-pcie.patch
View File

@ -42,7 +42,7 @@
+ bus-range = <0x00 0x7f>;
+
+ /* cfg inbound translator */
+ reg = <0x0 0x1000>, <0x100000 0x100>;
+ reg = <0xc00000 0x1000>, <0xd00000 0x100>;
+
+ phys = <&pcie_phy>;
+ phy-names = "pcie-phy";
@ -83,7 +83,7 @@
+ bus-range = <0x80 0xff>;
+
+ /* cfg inbound translator */
+ reg = <0x0 0x1000>, <0x100000 0x100>;
+ reg = <0xe00000 0x1000>, <0xf00000 0x100>;
+
+ phys = <&pcie_phy>;
+ phy-names = "pcie-phy";