ar71xx: add support for TRENDnet TEW-823DRU

Add support for TRENDnet TEW-823DRU:
- cpu: QCA9558 @720MHz
- flash: 16MB
- ram: 256MB
- 4+1 RJ45 100/1000Mbps
- wifi:  QCA9558 (bgn) and QCA9880-BR4A (ac)
- 1x USB 2.0

Signed-off-by: Cezary Jackiewicz <cezary.jackiewicz@gmail.com>

SVN-Revision: 47927
This commit is contained in:
John Crispin 2015-12-17 09:30:05 +00:00
parent a418d03d6d
commit 1f71f2220d
13 changed files with 221 additions and 3 deletions

View File

@ -389,6 +389,10 @@ tew-732br)
ucidef_set_led_netdev "wan" "WAN" "trendnet:green:wan" "eth1"
;;
tew-823dru)
ucidef_set_led_netdev "wan" "WAN" "trendnet:green:planet" "eth0"
;;
tl-mr11u | \
tl-mr3020 | \
tl-mr3040 | \

View File

@ -43,6 +43,7 @@ ap147-010)
ap136-020 |\
ap135-020 |\
tew-823dru |\
tl-wr1043nd-v2 |\
wzr-450hp2)
ucidef_set_interfaces_lan_wan "eth1" "eth0"

View File

@ -255,7 +255,8 @@ get_status_led() {
status_led="trendnet:blue:wps"
;;
tew-712br|\
tew-732br)
tew-732br|\
tew-823dru)
status_led="trendnet:green:power"
;;
tl-mr3020)

View File

@ -746,6 +746,9 @@ ar71xx_board_detect() {
*TEW-732BR)
name="tew-732br"
;;
*TEW-823DRU)
name="tew-823dru"
;;
*"TL-WR1041N v2")
name="tl-wr1041n-v2"
;;

View File

@ -23,7 +23,7 @@ do_patch_ath10k_firmware() {
# some boards have bogus mac in otp, patch the default mac in the firmware
case $(ar71xx_board_name) in
dgl-5500-a1)
dgl-5500-a1 | tew-823dru)
local mac
mac=$(mtd_get_mac_ascii nvram wlan1_mac)
@ -42,7 +42,7 @@ do_patch_ath10k_firmware() {
check_patch_ath10k_firmware() {
case $(ar71xx_board_name) in
dgl-5500-a1)
dgl-5500-a1 | tew-823dru)
do_patch_ath10k_firmware
;;
esac

View File

@ -231,6 +231,7 @@ platform_check_image() {
tew-632brp | \
tew-712br | \
tew-732br | \
tew-823dru | \
wrt400n | \
airgateway | \
airgatewaypro | \

View File

@ -122,6 +122,7 @@ CONFIG_ATH79_MACH_TEW_632BRP=y
CONFIG_ATH79_MACH_TEW_673GRU=y
CONFIG_ATH79_MACH_TEW_712BR=y
CONFIG_ATH79_MACH_TEW_732BR=y
CONFIG_ATH79_MACH_TEW_823DRU=y
CONFIG_ATH79_MACH_TL_MR11U=y
CONFIG_ATH79_MACH_TL_MR13U=y
CONFIG_ATH79_MACH_TL_MR3020=y

View File

@ -1279,6 +1279,16 @@ config ATH79_MACH_TEW_732BR
select ATH79_DEV_M25P80
select ATH79_DEV_WMAC
config ATH79_MACH_TEW_823DRU
bool "TRENDnet TEW-823DRU support"
select SOC_QCA955X
select ATH79_DEV_ETH
select ATH79_DEV_GPIO_BUTTONS
select ATH79_DEV_LEDS_GPIO
select ATH79_DEV_M25P80
select ATH79_DEV_USB
select ATH79_DEV_WMAC
config ATH79_MACH_UBNT
bool "Ubiquiti AR71xx based boards support"
select SOC_AR71XX

View File

@ -129,6 +129,7 @@ obj-$(CONFIG_ATH79_MACH_TEW_632BRP) += mach-tew-632brp.o
obj-$(CONFIG_ATH79_MACH_TEW_673GRU) += mach-tew-673gru.o
obj-$(CONFIG_ATH79_MACH_TEW_712BR) += mach-tew-712br.o
obj-$(CONFIG_ATH79_MACH_TEW_732BR) += mach-tew-732br.o
obj-$(CONFIG_ATH79_MACH_TEW_823DRU) += mach-tew-823dru.o
obj-$(CONFIG_ATH79_MACH_TL_MR11U) += mach-tl-mr11u.o
obj-$(CONFIG_ATH79_MACH_TL_MR13U) += mach-tl-mr13u.o
obj-$(CONFIG_ATH79_MACH_TL_MR3020) += mach-tl-mr3020.o

View File

@ -0,0 +1,181 @@
/*
* TRENDnet TEW-823DRU board support
*
* Copyright (C) 2015 Cezary Jackiewicz <cezary.jackiewicz@gmail.com>
* Copyright (C) 2014 Gabor Juhos <juhosg@openwrt.org>
* Copyright (C) 2014 Imre Kaloz <kaloz@openwrt.org>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License version 2 as published
* by the Free Software Foundation.
*/
#include <linux/gpio.h>
#include <linux/platform_device.h>
#include <linux/ar8216_platform.h>
#include <asm/mach-ath79/ar71xx_regs.h>
#include "common.h"
#include "pci.h"
#include "dev-gpio-buttons.h"
#include "dev-eth.h"
#include "dev-leds-gpio.h"
#include "dev-m25p80.h"
#include "dev-usb.h"
#include "dev-wmac.h"
#include "machtypes.h"
#define TEW_823DRU_GPIO_LED_POWER_ORANGE 14
#define TEW_823DRU_GPIO_LED_POWER_GREEN 19
#define TEW_823DRU_GPIO_LED_PLANET_GREEN 22
#define TEW_823DRU_GPIO_LED_PLANET_ORANGE 23
#define TEW_823DRU_GPIO_BTN_WPS 16
#define TEW_823DRU_GPIO_BTN_RESET 17
#define TEW_823DRU_KEYS_POLL_INTERVAL 20 /* msecs */
#define TEW_823DRU_KEYS_DEBOUNCE_INTERVAL \
(3 * TEW_823DRU_KEYS_POLL_INTERVAL)
#define TEW_823DRU_WMAC_CALDATA_OFFSET 0x1000
#define TEW_823DRU_LAN_MAC_OFFSET 0x04
#define TEW_823DRU_WAN_MAC_OFFSET 0x18
static struct gpio_led tew_823dru_leds_gpio[] __initdata = {
{
.name = "trendnet:green:power",
.gpio = TEW_823DRU_GPIO_LED_POWER_GREEN,
.active_low = 1,
},
{
.name = "trendnet:orange:power",
.gpio = TEW_823DRU_GPIO_LED_POWER_ORANGE,
.active_low = 1,
},
{
.name = "trendnet:green:planet",
.gpio = TEW_823DRU_GPIO_LED_PLANET_GREEN,
.active_low = 1,
},
{
.name = "trendnet:orange:planet",
.gpio = TEW_823DRU_GPIO_LED_PLANET_ORANGE,
.active_low = 1,
},
};
static struct gpio_keys_button tew_823dru_gpio_keys[] __initdata = {
{
.desc = "Reset button",
.type = EV_KEY,
.code = KEY_RESTART,
.debounce_interval = TEW_823DRU_KEYS_DEBOUNCE_INTERVAL,
.gpio = TEW_823DRU_GPIO_BTN_RESET,
.active_low = 1,
},
{
.desc = "WPS button",
.type = EV_KEY,
.code = KEY_WPS_BUTTON,
.debounce_interval = TEW_823DRU_KEYS_DEBOUNCE_INTERVAL,
.gpio = TEW_823DRU_GPIO_BTN_WPS,
.active_low = 1,
},
};
/* GMAC0 of the AR8327 switch is connected to the QCA9558 SoC via SGMII */
static struct ar8327_pad_cfg tew_823dru_ar8327_pad0_cfg = {
.mode = AR8327_PAD_MAC_SGMII,
.sgmii_delay_en = true,
};
/* GMAC6 of the AR8327 switch is connected to the QCA9558 SoC via RGMII */
static struct ar8327_pad_cfg tew_823dru_ar8327_pad6_cfg = {
.mode = AR8327_PAD_MAC_RGMII,
.txclk_delay_en = true,
.rxclk_delay_en = true,
.txclk_delay_sel = AR8327_CLK_DELAY_SEL1,
.rxclk_delay_sel = AR8327_CLK_DELAY_SEL2,
};
static struct ar8327_platform_data tew_823dru_ar8327_data = {
.pad0_cfg = &tew_823dru_ar8327_pad0_cfg,
.pad6_cfg = &tew_823dru_ar8327_pad6_cfg,
.port0_cfg = {
.force_link = 1,
.speed = AR8327_PORT_SPEED_1000,
.duplex = 1,
.txpause = 1,
.rxpause = 1,
},
.port6_cfg = {
.force_link = 1,
.speed = AR8327_PORT_SPEED_1000,
.duplex = 1,
.txpause = 1,
.rxpause = 1,
},
};
static struct mdio_board_info tew_823dru_mdio0_info[] = {
{
.bus_id = "ag71xx-mdio.0",
.phy_addr = 0,
.platform_data = &tew_823dru_ar8327_data,
},
};
static void __init tew_823dru_setup(void)
{
u8 *mac = (u8 *) KSEG1ADDR(0x1ffe0000);
u8 *art = (u8 *) KSEG1ADDR(0x1fff0000);
u8 lan_mac[ETH_ALEN];
u8 wan_mac[ETH_ALEN];
ath79_parse_ascii_mac(mac + TEW_823DRU_LAN_MAC_OFFSET, lan_mac);
ath79_parse_ascii_mac(mac + TEW_823DRU_WAN_MAC_OFFSET, wan_mac);
ath79_register_m25p80(NULL);
ath79_register_leds_gpio(-1, ARRAY_SIZE(tew_823dru_leds_gpio),
tew_823dru_leds_gpio);
ath79_register_gpio_keys_polled(-1, TEW_823DRU_KEYS_POLL_INTERVAL,
ARRAY_SIZE(tew_823dru_gpio_keys),
tew_823dru_gpio_keys);
ath79_register_wmac(art + TEW_823DRU_WMAC_CALDATA_OFFSET, lan_mac);
ath79_init_mac(ath79_eth1_data.mac_addr, lan_mac, 0);
ath79_init_mac(ath79_eth0_data.mac_addr, wan_mac, 0);
mdiobus_register_board_info(tew_823dru_mdio0_info,
ARRAY_SIZE(tew_823dru_mdio0_info));
ath79_register_mdio(0, 0x0);
ath79_setup_qca955x_eth_cfg(QCA955X_ETH_CFG_RGMII_EN);
/* GMAC0 is connected to the RMGII interface */
ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII;
ath79_eth0_data.phy_mask = BIT(0);
ath79_eth0_data.mii_bus_dev = &ath79_mdio0_device.dev;
ath79_eth0_pll_data.pll_1000 = 0x56000000;
ath79_register_eth(0);
/* GMAC1 is connected to the SGMII interface */
ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_SGMII;
ath79_eth1_data.speed = SPEED_1000;
ath79_eth1_data.duplex = DUPLEX_FULL;
ath79_eth1_pll_data.pll_1000 = 0x03000101;
ath79_register_eth(1);
ath79_register_usb();
ath79_register_pci();
}
MIPS_MACHINE(ATH79_MACH_TEW_823DRU, "TEW-823DRU", "TRENDnet TEW-823DRU",
tew_823dru_setup);

View File

@ -142,6 +142,7 @@ enum ath79_mach_type {
ATH79_MACH_TEW_673GRU, /* TRENDnet TEW-673GRU */
ATH79_MACH_TEW_712BR, /* TRENDnet TEW-712BR */
ATH79_MACH_TEW_732BR, /* TRENDnet TEW-732BR */
ATH79_MACH_TEW_823DRU, /* TRENDnet TEW-823DRU */
ATH79_MACH_MC_MAC1200R, /* MERCURY MAC1200R*/
ATH79_MACH_TL_MR10U, /* TP-LINK TL-MR10U */
ATH79_MACH_TL_MR11U, /* TP-LINK TL-MR11U */

View File

@ -60,3 +60,15 @@ define Profile/TEW732BR/Description
endef
$(eval $(call Profile,TEW732BR))
define Profile/TEW823DRU
NAME:=TRENDNet TEW-823DRU
PACKAGES:=kmod-usb-core kmod-usb2 kmod-ath10k
endef
define Profile/TEW823DRU/Description
Package set optimized for the TRENDNet TEW-823DRU.
endef
$(eval $(call Profile,TEW823DRU))

View File

@ -1520,6 +1520,7 @@ wnr2200_mtdlayout=mtdparts=spi0.0:256k(u-boot)ro,64k(u-boot-env)ro,7808k(firmwar
wnr2000v3_mtdlayout=mtdparts=spi0.0:256k(u-boot)ro,64k(u-boot-env)ro,3712k(firmware),64k(art)ro
wnr2000v4_mtdlayout=mtdparts=spi0.0:192k(u-boot)ro,64k(u-boot-env)ro,3776k(firmware),64k(art)ro
r6100_mtdlayout=mtdparts=ar934x-nfc:128k(u-boot)ro,256k(caldata),256k(caldata-backup),512k(config),512k(pot),2048k(kernel),122240k(ubi),25600k@0x1a0000(firmware),2048k(language),3072k(traffic_meter)
tew823dru_mtdlayout=mtdparts=spi0.0:192k(u-boot)ro,64k(nvram)ro,15296k(firmware),192k(lang)ro,512k(my-dlink)ro,64k(mac)ro,64k(art)ro
wndr4300_mtdlayout=mtdparts=ar934x-nfc:256k(u-boot)ro,256k(u-boot-env)ro,256k(caldata),512k(pot),2048k(language),512k(config),3072k(traffic_meter),2048k(kernel),23552k(ubi),25600k@0x6c0000(firmware),256k(caldata_backup),-(reserved)
zcn1523h_mtdlayout=mtdparts=spi0.0:256k(u-boot)ro,64k(u-boot-env)ro,6208k(rootfs),1472k(kernel),64k(configure)ro,64k(mfg)ro,64k(art)ro,7680k@0x50000(firmware)
mynet_n600_mtdlayout=mtdparts=spi0.0:256k(u-boot)ro,64k(u-boot-env)ro,64k(devdata)ro,64k(devconf)ro,15872k(firmware),64k(radiocfg)ro
@ -2324,6 +2325,7 @@ $(eval $(call SingleProfile,CameoAP121,64kraw-nojffs,DIR601B1,dir-601-b1,TEW-712
$(eval $(call SingleProfile,CameoAP121_8M,64kraw-nojffs,DIR505A1,dir-505-a1,DIR-505-A1,ttyATH0,115200,"HORNET-PACKET-DIR505A1-3",1.99.99,""))
$(eval $(call SingleProfile,CameoAP135,64kraw,DGL5500A1,dgl-5500-a1,DGL-5500-A1,ttyS0,115200,$$(dgl_5500_mtdlayout),"00AP135AR9558-RT-130508-00"))
$(eval $(call SingleProfile,CameoAP135,64kraw,TEW823DRU,tew-823dru,TEW-823DRU,ttyS0,115200,$$(tew823dru_mtdlayout) mem=256M,"00AP135AR9558-RT-131129-00"))
$(eval $(call SingleProfile,CameoDB120,64kraw,DHP1565A1,dhp-1565-a1,DHP-1565-A1,ttyS0,115200,"00DB120AR9344-RT-101214-00"))
$(eval $(call SingleProfile,CameoDB120,64kraw,DIR825C1,dir-825-c1,DIR-825-C1,ttyS0,115200,"00DB120AR9344-RT-101214-00"))