2020-03-01 09:01:09 +00:00
|
|
|
--- a/drivers/usb/dwc2/platform.c
|
|
|
|
+++ b/drivers/usb/dwc2/platform.c
|
2020-08-11 16:13:19 +00:00
|
|
|
@@ -431,6 +431,12 @@ static int dwc2_driver_probe(struct plat
|
2020-07-16 11:03:17 +00:00
|
|
|
if (retval)
|
|
|
|
return retval;
|
2020-03-01 09:01:09 +00:00
|
|
|
|
|
|
|
+ /* Enable USB port before any regs access */
|
2020-05-06 20:48:15 +00:00
|
|
|
+ if (readl(hsotg->regs + PCGCTL) & 0x0f) {
|
|
|
|
+ writel(0x00, hsotg->regs + PCGCTL);
|
2020-03-01 09:01:09 +00:00
|
|
|
+ /* TODO: mdelay(25) here? vendor driver don't use it */
|
|
|
|
+ }
|
|
|
|
+
|
2020-05-06 20:48:15 +00:00
|
|
|
hsotg->needs_byte_swap = dwc2_check_core_endianness(hsotg);
|
2020-07-16 11:03:17 +00:00
|
|
|
|
2020-03-01 09:01:09 +00:00
|
|
|
retval = dwc2_get_dr_mode(hsotg);
|