2015-06-19 11:12:43 +00:00
|
|
|
--- a/drivers/irqchip/Kconfig
|
|
|
|
|
+++ b/drivers/irqchip/Kconfig
|
2015-03-21 21:47:03 +00:00
|
|
|
@@ -27,6 +27,11 @@ config ARM_GIC_V3_ITS
|
|
|
|
|
bool
|
|
|
|
|
select PCI_MSI_IRQ_DOMAIN
|
|
|
|
|
|
|
|
|
|
+config PLXTECH_RPS
|
|
|
|
|
+ def_bool y if ARHC_OXNAS
|
|
|
|
|
+ depends on ARCH_OXNAS
|
|
|
|
|
+ select IRQ_DOMAIN
|
|
|
|
|
+
|
|
|
|
|
config ARM_NVIC
|
|
|
|
|
bool
|
|
|
|
|
select IRQ_DOMAIN
|
2015-06-19 11:12:43 +00:00
|
|
|
--- a/drivers/irqchip/Makefile
|
|
|
|
|
+++ b/drivers/irqchip/Makefile
|
2015-03-21 21:47:03 +00:00
|
|
|
@@ -30,6 +30,7 @@ obj-$(CONFIG_IMGPDC_IRQ) += irq-imgpdc.
|
|
|
|
|
obj-$(CONFIG_SIRF_IRQ) += irq-sirfsoc.o
|
|
|
|
|
obj-$(CONFIG_RENESAS_INTC_IRQPIN) += irq-renesas-intc-irqpin.o
|
|
|
|
|
obj-$(CONFIG_RENESAS_IRQC) += irq-renesas-irqc.o
|
|
|
|
|
+obj-$(CONFIG_PLXTECH_RPS) += irq-rps.o
|
|
|
|
|
obj-$(CONFIG_VERSATILE_FPGA_IRQ) += irq-versatile-fpga.o
|
|
|
|
|
obj-$(CONFIG_ARCH_NSPIRE) += irq-zevio.o
|
|
|
|
|
obj-$(CONFIG_ARCH_VT8500) += irq-vt8500.o
|
2015-06-19 11:12:43 +00:00
|
|
|
--- a/drivers/irqchip/irq-gic.c
|
|
|
|
|
+++ b/drivers/irqchip/irq-gic.c
|
2015-03-21 21:47:03 +00:00
|
|
|
@@ -1086,6 +1086,7 @@ IRQCHIP_DECLARE(arm1176jzf_dc_gic, "arm,
|
|
|
|
|
IRQCHIP_DECLARE(cortex_a15_gic, "arm,cortex-a15-gic", gic_of_init);
|
|
|
|
|
IRQCHIP_DECLARE(cortex_a9_gic, "arm,cortex-a9-gic", gic_of_init);
|
|
|
|
|
IRQCHIP_DECLARE(cortex_a7_gic, "arm,cortex-a7-gic", gic_of_init);
|
|
|
|
|
+IRQCHIP_DECLARE(arm11_mpcore_gic, "arm,arm11mp-gic", gic_of_init);
|
|
|
|
|
IRQCHIP_DECLARE(msm_8660_qgic, "qcom,msm-8660-qgic", gic_of_init);
|
|
|
|
|
IRQCHIP_DECLARE(msm_qgic2, "qcom,msm-qgic2", gic_of_init);
|
|
|
|
|
|
